



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/701,165	11/04/2003	Pierre Morin	02GR109854488	5541
27975	7590	08/24/2005	EXAMINER	
ALLEN, DYER, DOPPELT, MILBRATH & GILCHRIST P.A. 1401 CITRUS CENTER 255 SOUTH ORANGE AVENUE P.O. BOX 3791 ORLANDO, FL 32802-3791			GEBREMARIAM, SAMUEL A	
		ART UNIT		PAPER NUMBER
		2811		

DATE MAILED: 08/24/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

(A)

Office Action Summary	Application No.	Applicant(s)
	10/701,165	MORIN ET AL
	Examiner	Art Unit
	Samuel A. Gebremariam	2811

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM
 THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 13 June 2005.
 2a) This action is FINAL. 2b) This action is non-final.
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 12-38 is/are pending in the application.
 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
 5) Claim(s) _____ is/are allowed.
 6) Claim(s) 12-38 is/are rejected. /
 7) Claim(s) _____ is/are objected to.
 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ . |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ . | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| | 6) <input type="checkbox"/> Other: _____ . |

DETAILED ACTION

Claim Rejections - 35 USC § 112

1. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
2. Claims 12, 20, 26 and 32 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. It is not clear how "an etch stop layer", that is "a layer" can comprise two layers, that is a first layer and a second layer.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

4. Claims 12-14-16, 20-22 and 32-35 are rejected under 35 U.S.C. 102(e) as being anticipated by Lee et al., US patent No. 6,372,569.

Regarding claim 12, Lee teaches (fig. 7) a semiconductor device comprising: a semiconductor substrate (10); at least one first MOS transistor (14) and at least one second MOS transistor (12) in the semiconductor substrate; a dielectric layer (70) on the at least one first MOS transistor (14) and on the at least one second MOS transistor (12); and an etch stop layer comprising; a first layer (52) covering the at least one first MOS transistor (14) and having a first residual stress level (inherent property of the

material); and a second layer (50) covering the at least one first MOS (14) transistor and the at least one second MOS transistor (12) and having a second residual stress level (since layer 50 is different than layer 52, it has a different residual stress than the first layer) different than the first residual stress level.

Regarding claim 13, Lee teaches the entire claimed structure of claim 12 above including that the first (52) and second (50) layers have different thicknesses (col. 3, lines 48-55).

Regarding claim 14, Lee teaches (fig. 7) the entire claimed structure of claim 12 above including the dielectric layer (70) includes contact openings (92, 90) therethrough for providing electrical connection to the at least one first (14) MOS transistor and to the at least one second (12) MOS transistor.

Regarding claim 20, Lee teaches (fig. 7) a semiconductor device comprising: a semiconductor substrate (10); at least one first NMOS transistor (14) and at least one second PMOS transistor (12) in the semiconductor substrate; a dielectric layer (70) on the at least one first MOS transistor (14) and on the at least one second MOS transistor (12); and an etch stop layer comprising; a first layer (52) covering the at least one first MOS transistor (14) and having a first residual stress level (inherent property of the material); and a second layer (50) covering the at least one first MOS (14) transistor and the at least one second MOS transistor (12) and having a second residual stress level (since layer 50 is different than layer 52, it has a different residual stress than the first layer) different than the first residual stress level.

Regarding claim 21, Lee teaches the entire claimed structure of claim 12 above including that the first (52) and second (50) layers have different thicknesses (col. 3, lines 48-55).

Regarding claim 22, Lee teaches (fig. 7) the entire claimed structure of claim 12 above including the dielectric layer (70) includes contact openings (92, 90) therethrough for providing electrical connection to the at least one first (14) NMOS transistor and to the at least one second (12) PMOS transistor.

Regarding claim 32, Lee teaches a method for fabricating a semiconductor device comprising: forming at least one first MOS (14) transistor and at least one second MOS (12) transistor in a semiconductor substrate (10); forming a dielectric layer (70) on the at least one first MOS (14) transistor and on the at least one second MOS (12) transistor; and forming an etch-stop layer comprising forming a first layer (52) covering the at least one first MOS (14) transistor and having a first residual stress level (inherent property of the material); and forming a second layer (50) covering the at least one first MOS (14) transistor and the at least one second MOS (12) transistor and having a second residual stress level different than the first residual stress level (since layer 50 is different than layer 52, it has a different residual stress than the first layer).

Regarding claim 33, Lee teaches the entire claimed process of claim 32 above including that the first (52) and second (50) layers have different thicknesses (col. 3, lines 48-55).

Regarding claim 34, Lee teaches (fig. 7) the entire claimed process of claim 32 above including the dielectric layer (70) includes contact openings (92, 90) therethrough

for providing electrical connection to the at least one first (14) MOS transistor and to the at least one second (12) MOS transistor.

Regarding claim 35, Lee teaches (figs. 3-7) the entire claimed process of claim 32 above including forming the first layer (52) covering the at least one first MOS transistor (14) and the at least one second MOS transistor (12); forming a mask (60) on the at least one first MOS transistor (14); removing the first layer (52) on the at least one second MOS transistor (12, fig. 5); and removing the mask (fig. 6).

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. Claims 15-16 and 23-24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lee and in view of En et al., US patent No. 6,573,172.

Regarding claims 15, 23, Lee teaches (fig. 7) the entire claimed structure of claim 12 above including the at least one first MOS transistor comprises NMOS transistors (14) and the at least one second MOS transistor comprises PMOS transistors (12) (also refer to col. 3, lines 11-15).

However Lee does not explicitly teach that the first and second layers have opposite residual stress levels.

En teaches the use of layers of first (150) and second (130) layers have opposite residual stress levels (refer to col. 7, lines 50-60 and col. 6, lines 37-51) in a structure of a CMOS device (refer to col. 7, lines 50-60 and col. 6, lines 37-51).

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to adjust the first and second layers to have opposite residual stress levels in order to improve the carrier mobility of the NMOS and PMOS devices.

Regarding claim 16, Lee teaches the entire claimed structure of claim 12 above including the first layer has a positive residual stress (refer to En fig. 2I, tensile stress, col. 7, lines 50-60) level above the NMOS transistors, and the second layer has a negative residual stress (compressive stress, col. 6, lines 37-51) level above the PMOS transistor.

Regarding claim 24, Lee teaches the entire claimed structure of claim 20 above including the first layer has a positive residual stress (tensile stress, col. 7, lines 50-60, refer to En fig. 2I) level above the at least one NMOS transistor, and the second layer has a negative residual stress (compressive stress, col. 6, lines 37-51, En) level above the at least one PMOS transistor.

7. Claims 17-19 and 25-31 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lee, Zheng et al. US patent No. 6,762,085 and in view of En.

Regarding claim 17, Lee teaches the entire claimed structure of claim 12 above except explicitly stating that the at least one first MOS transistor comprises PMOS

transistors and the at least one second MOS transistor comprises NMOS transistors, and wherein the first and second layers have opposite residual stress levels.

However Zheng teaches (fig. 10) a CMOS device where a first layer (14a) covering the at least one first MOS transistor (40); and a second layer (4b) covering the at least one first MOS (40) transistor and the at least one second MOS transistor (30) and the at least one first MOS transistor comprises PMOS (40) transistors and the at least one second MOS transistor comprises NMOS (30) transistors.

Zheng does not explicitly teach that the first and second layers have opposite residual stress levels.

However En teaches that a tensile film formed over a PMOS transistor to cause a compressive stress and a compressive film former over NMOS transistors to achieve a tensile stress in order to improve carrier mobility in both the NMOS and PMOS devices.

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to arrange the layers taught by Zheng in the process of Lee in order to reduce the process cost of forming CMOS device (refer to abstract). And furthermore it would have been obvious to one of ordinary skill in the art at the time the invention was made to arrange the first and second layers of the combined process of Lee and Zheng to have opposite residual stress levels as taught by En in order to improve carrier mobility in both the NMOS and PMOS devices.

Regarding claim 18, Lee teaches substantially the entire claimed structure of claim 12 above including the first layer has a negative residual stress (compressive stress, col. 6, lines 37-51, En) level above the PMOS transistors, and the second layer

has a positive residual stress (tensile stress, col. 7, lines 50-60, En) level above the NMOS transistors.

Regarding claims 19 and 25, Lee teaches substantially the entire claimed structure of claim 12 above including a zone formed by the second layer overlapping the first layer (the region where the compressive stress and the tensile stress intersect, the middle region of the CMOS device, refer to fig. 2I of En) has a substantially zero residual stress level.

Regarding claim 26, Lee teaches (fig. 7) a semiconductor device comprising: a semiconductor substrate (10); at least one PMOS transistor (12) and at least one second NMOS transistor (14) in the semiconductor substrate; a dielectric layer (70) on the at least one PMOS transistor (12) and on the at least one NMOS transistor (14); and an etch stop layer comprising; a first layer (50) covering the at least one PMOS transistor (12) and having a first residual stress level (inherent property of the material); and a second layer (52) covering the at least one NMOS (14).

Lee does not teach a second layer covering the at least one PMOS transistor and the at least one NMOS transistor and having a second residual stress level different than the first residual stress level.

However Zheng teaches (fig. 10) a CMOS device where a first layer (14a) covering the at least one PMOS transistor (40); and a second layer (4b) covering the at least one PMOS (40) transistor and the at least one NMOS transistor (30).

Zheng does not explicitly teach that the first and second layers have opposite residual stress levels.

However En teaches that a tensile film formed over a PMOS transistor to cause a compressive stress and a compressive film former over NMOS transistors to achieve a tensile stress in order to improve carrier mobility in both the NMOS and PMOS devices.

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to arrange the layers taught by Zheng in the process of Lee in order to reduce the process cost of forming CMOS device (refer to abstract). And furthermore it would have been obvious to one of ordinary skill in the art at the time the invention was made to arrange the first and second layers of the combined process of Lee and Zheng to have opposite residual stress levels as taught by En in order to improve carrier mobility in both the NMOS and PMOS devices.

Regarding claim 27, Lee teaches the entire claimed structure of claim 12 above including that the first and second layers have different thicknesses.

Parameters such as thickness and width in the art of semiconductor manufacturing process are subject to routine experimentation and optimization to achieve the desired device quality during fabrication.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to adjust the first and second layers as claimed in the structure of Lee in order to improve carrier mobility.

Regarding claim 28, Lee teaches (fig. 7) substantially the entire claimed structure of claim 26 above including the dielectric layer (70) includes contact openings (92, 90) therethrough for providing electrical connection to the at least one NMOS (14) transistor and to the at least one PMOS (12) transistor.

Regarding claim 29, Lee teaches substantially the entire claimed structure of claim 26 except explicitly stating that the first and second layers have opposite residual stress levels.

En teaches the use of layers of first (150) and second (130) layers having opposite residual stress levels (refer to col. 7, lines 50-60 and col. 6, lines 37-51) in a structure of a CMOS device (refer to col. 7, lines 50-60 and col. 6, lines 37-51).

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to adjust the first and second layers to have opposite residual stress levels in order to improve the carrier mobility of the NMOS and PMOS devices.

Regarding claim 30, Lee teaches substantially the entire claimed structure of claim 12 above including the first layer has a negative residual stress (compressive stress, col. 6, lines 37-51, En) level above the PMOS transistors, and the second layer has a positive residual stress (tensile stress, col. 7, lines 50-60, En) level above the NMOS transistors.

Regarding claim 31, Lee teaches substantially the entire claimed structure of claim 12 above including a zone formed by the second layer overlapping the first layer (the region where the compressive stress and the tensile stress intersect, the middle region of the CMOS device, refer to fig. 2I of En) has a substantially zero residual stress level.

8. Claims 36-38 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lee in view of admitted prior art (APA).

Regarding claim 36, Lee teaches (figs. 3-7) substantially the entire claimed process of claim 32 above except explicitly stating performing a localized treatment of the first and second layers that overlap the at least one first MOS transistor for modifying the second residual stress level of the second layer.

APA teaches that ion implantation is used on nitride layer to improve either improve the operation of PMOS transistor or NMOS transistor (APA, specification page 2).

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the treatment suggested by APA as claimed in the process of Lee in order to further enhance the mobility of the MOS transistors.

The combined process of Lee and APA would modify the second residual stress level of the second layer.

Regarding claim 37, Lee teaches (figs. 3-7) substantially the entire claimed process of claims 32 and 36 above including performing the localized treatment comprises implanting ions into the second layer (APA, specification page 2).

Regarding claim 38, Lee teaches (figs. 2a-2l) substantially the entire claimed process of claims 36 and 37 above including germanium ions are implanted into the second layer (APA, specification page 2).

Response to Arguments

9. Applicant's arguments with respect to claims 12-38 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

10. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Samuel A. Gebremariam whose telephone number is (571) 272-1653. The examiner can normally be reached on 8:00am-4:30pm.

Art Unit: 2811

If attempts to reach the examiner by telephone are unsuccessful, the examiner's acting supervisor, Steve Loke can be reached on (571) 272-1657. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

SAG
August 16, 2005

Steven Loke
Primary Examiner

